A new test structure consisting of an MOSFET array and peripheral decoder circuits is proposed to study statistical variation (mismatch) in MOSFETs' characteristics. Kelvin technique was implemented in the structure to cancel parasitic resistance of metal wiring and transmission gates in such a way that any MOSFET in the array can be measured at the same bias condition. Accurate electrical measurements using the structure makes it possible to derive statistical variation of threshold voltage and transconductance of MOSFETs placed in small area.
INTRODUCTION
MOSFETs have statistical variation in device parameters such as threshold voltage (Xh) and transconductance (gm) [l] . Therefore, the information of MOSFET matching for specific fabrication processes is highly required for analog circuit design because mismatch in device characteristics significantly affects the performance of MOSFET circuits, especially for high precision analog circuits. Matching evaluation requires statistical measurements using a large number of MOSFETs placed in short distance. However; a large number of MOSFETs together with measurement pads generally occupies large area. Note that both pad size and pad interval are not scaled with down-scaling because of the finite size of probing devices. For example, a 4 m m x 4 " chip with pad area of 100pmx100pm and pad interval of 150pm accommodates only 200 MOSFETs, which is not sufficient for statistical measurement.
MOSFET array structure with a decoder to select one of gate lines has been proposed to measure threshold voltage variation [a) , in which the number of gate pads is significantly reduced but there still remains a large number of drain pads. In order to further reduce the number of pads, we propose a new test structure for statistical measurement of MOSFET matching in which a decoder to select a drain line as well as a gate decoder is introduced. This drastically reduces the occupation area of an MOSFET array by cutting the number of drain pads. Key feature of the test structure is the use of Kelvin technique to avoid voltage drop in parasitic wiring and transmission gate resistance.
The test structure allows to derive statistics on MOS-FET's parameters such as; I/fh and gm, by using an analog IC test e-stem which measures all the characteristics of MOSFETs in the arra?-one after another under the same bias condition. Figure 1 shows the block diagram of the test structure for MOSFET matching measurement, which consists of an MOSFET array, gate and drain line decoders.
TEST STRUCTURE
In the MOSFET array block shown in Fig.2 , MOSFETs are placed at every nodes of a 255 X 64 array and they are connected with a common source line, where a given voltage is applied to the common gate of all the MOSFETs on a row and a given drain voltage to those on a column. Any one of the MOSFETs in the array can be selected with a pair of the gate and drain lines for the measurement at one's discretion. The gate and drain of any MOSFETs in the array are connected to their respective common pads to which external bias voltages are applied. source and drain voltages of aselected MOSFET slightly differ from those applied to the pads due to resistance of selector switches and metal wiring.
In the test structure, there are two factors whose parasitic resistance directly affect matching measurement. One is parasitic resistance of a common drain line connected with 255 MOSFETs because of the long connecting line, typically a few nun. The parasitic resistance depends on the location of MOSFETs measured in the array. Another is the resistance of transmission g.Ptes in the drain decoder (Figure 3) .
Because of the existence of the parasitic resistance, actual drain voltage is lower than that at the external drain pad. Similarly, the source voltage of MOSFETs is higher than the external ground voltage. These parasitic effects cause significant error in mismatch measurement even at the same external bias condition.
For example, the drain current ( I D ) in linear region is given by:
where VDS is the drain-source voltage, V , S the gatesource voltage and / 3 the current factor. Transconductance gm. is also given by:
In (2): gm at a given VGS directly depends om VDS. To avoid the voltage drop in the drain line, we use Kelvin technique [3] for which drain and source sense points are added at the end of each line as shown in Fig. 5 . Drain and source voltages of a selected MOS-FET can be accurately monitored through the drain and source sense points because there exists no voltage drop due to no current between the sense points and the drain/source of a selected MOSFET. Thus, any MOSFETs in array can be measured at the same bias condition.
Solid circles in Fig. 4 represent gm measured by using the Kelvin method, in which there is no systematic gm degradation due to parasitic resistance. 
LAYOUT OF MOSFET ARRAY
On the physical layout of MOSFETs in the array block, the following phenomenon must be considered.
During doping process, dopant a t o m are implanted into silicon substrate with an angle tilted from crystal axes to avoid ion channeling. This results in asymmetric diffusion profiles under gate electrode as show in Fig. i: the area of drain overlap region differs from that of source so that the exchange of drain and source would end up with different MOSFET characteristics.
To avoid this phenomenon, we placed the MOSFETs in such a way that all the drain currents flow in the same direction as show in Fig. 8 . Figure 9 shows VGS -I D characteristics of an MOS-FET operating in linear region and gm is derived from the maximum slope of this curve.
CALCULATION OF V t h AND gm

LIREAR REGION
Threshold voltage. Kj,, is derived from the intersection of the horizontal axis and the straight line with a point where gm is derived.
SATURATION REGION
The drain current ID in saturation region is expressed as follows:
A square root of this expression is given by:
(4)
We define Vth as the intersection of = 0 line and the tangent line of VGS -&curve at the point where the slope of the curve is maximum.
The transconductance, gm, is also extracted from the slope of VGS -fi curve, which differs from that in saturation region.
__
while gm in saturation region is expressed as follows:
Therefore, using (4): ( 5 ) and ( 6 ) , gm is given by: Figure 10 : Photograph of the fabricated test chip
CONCLUSION
The derivation of gm using (7) is little affected by leakage current on the measurement instrument. The reproducibility of &A and gm measured was confirmed to be iO.lmV and i0.4% (=u(g,)/g,, u(gm) is the standard deviation of gm), respectively. Figure 10 shows a micrc-photograph of the proposed test structure. In the array, we placed 16 types of MOS- Figure 12 shows the distributions of the measured data, which are well fitted with a Gaussian distributionr21. The measurement results shown above demonstrate that the new test structure eliminates the effect of parasitic resistance in wiring and transmission gates and the variation of V t h and gm can be obtained from measurements in saturation as well as in linear regions.
MEASUREMENT RESULT
We proposed a new test structure to study statistical fluctuation of MOSFETs' characteristics in a chip. This test structure consists of a MOSFET array accommodating a large number of MOSFETs in small area and peripheral decoder circuits to select one of the MOSFETS in the array which significantly reduces the number of the drain and gate pads. The test structure with 64 x 255 MOSFETs subject to measurement are placed in the area of 2mm x 4mm.
The use of Kelvin technique cancels parasitic resistance in wires and transmission gates so that we accurately measure any MOSFETs in the array at the same bias condition. We demonstrated that the new test structure allows one to derive &h and gm of any 
